Skip to content
Sign in
Not rated

CVE-2020-0574 Improper configuration in block design for Intel(R) MAX(R) 10 FPGA all versions may allow an authenticated user to…

Description

Improper configuration in block design for Intel(R) MAX(R) 10 FPGA all versions may allow an authenticated user to potentially enable escalation of privilege and information disclosure via physical access.

Affected products and versions

Product Affected versions Fixed in
Intel(R) MAX(R) 10 FPGA Versions not published
Track this CVE