Aller au contenu
8.6 Élevée

CVE-2025-54520 Improper Protection Against Voltage and Clock Glitches in FPGA devices, could allow an attacker with physical access…

Description

Improper Protection Against Voltage and Clock Glitches in FPGA devices, could allow an attacker with physical access to undervolt the platform resulting in a loss of confidentiality.

Produits et versions touchés

Produit Versions touchées Corrigé en
Kintex™ 7-Series FPGA Versions non publiées
Artix™ 7-Series FPGA Versions non publiées
Suivre cette CVE