6.8
Moyenne
CVE-2025-35979 Exposure of sensitive information caused by shared microarchitectural predictor state that influences transient…
Description
Exposure of sensitive information caused by shared microarchitectural predictor state that influences transient execution for some Intel(R) Processors within VMX non-root (guest) operation may allow an information disclosure. Unprivileged software adversary with an authenticated user combined with a high complexity attack may enable data exposure. This result may potentially occur via local access when attack requirements are present without special internal knowledge and requires no user interaction. The potential vulnerability may impact the confidentiality (high), integrity (none) and availability (none) of the vulnerable system, resulting in subsequent system confidentiality (high), integrity (none) and availability (none) impacts.
Produits et versions touchés
| Produit | Versions touchées | Corrigé en |
|---|---|---|
| Intel(R) Processors | Versions non publiées |
Références
- intel.com intel.com
Chronologie
- Publiée
- Dernière modification
Autres CVE de Intel(R) Processors
Les 119 CVE de Intel(R) Processors →
CVE-2026-20917
Exposure of sensitive information caused by incorrect data forwarding during transient execution for some Intel(R)…
4.0
Moyenne
CVE-2025-35973
Improper handling of values for some Intel(R) Processors within Ring 0: Kernel, Hypervisor and Bare Metal OS may allow…
4.5
Moyenne
CVE-2026-20760
Improper handling of overlap between protected memory ranges in some microcode for some Intel(R) Processors within…
6.8
Moyenne
CVE-2026-20716
Improper access control for some Intel(R) Processors within Ring 3: User Applications may allow an escalation of…
7.2
Élevée