Aller au contenu
en Se connecter
5.6 Moyenne

CVE-2024-28956 Exposure of Sensitive Information in Shared Microarchitectural Structures during Transient Execution for some Intel(R)…

Description

Exposure of Sensitive Information in Shared Microarchitectural Structures during Transient Execution for some Intel(R) Processors may allow an authenticated user to potentially enable information disclosure via local access.

Produits et versions touchés

Produit Versions touchées Corrigé en
Intel(R) Processors Versions non publiées
SIMATIC S7-1500 CPU 1518-4 PN/DP MFP 3.1 3.1.7 → dernières Pas de correctif indiqué
SIMATIC S7-1500 CPU 1518F-4 PN/DP MFP 3.1 3.1.7 → dernières Pas de correctif indiqué
SIPLUS S7-1500 CPU 1518-4 PN/DP MFP 3.1 3.1.7 → dernières Pas de correctif indiqué

Références

Chronologie

  1. Publiée
  2. Dernière modification

Autres CVE de Intel(R) Processors

Les 119 CVE de Intel(R) Processors →
CVE-2026-20917 Exposure of sensitive information caused by incorrect data forwarding during transient execution for some Intel(R)… 4.0 Moyenne CVE-2025-35973 Improper handling of values for some Intel(R) Processors within Ring 0: Kernel, Hypervisor and Bare Metal OS may allow… 4.5 Moyenne CVE-2026-20760 Improper handling of overlap between protected memory ranges in some microcode for some Intel(R) Processors within… 6.8 Moyenne CVE-2026-20716 Improper access control for some Intel(R) Processors within Ring 3: User Applications may allow an escalation of… 7.2 Élevée
Suivre cette CVE