Non notée
CVE-2020-24512 Observable timing discrepancy in some Intel(R) Processors may allow an authenticated user to potentially enable…
Description
Observable timing discrepancy in some Intel(R) Processors may allow an authenticated user to potentially enable information disclosure via local access.
Produits et versions touchés
| Produit | Versions touchées | Corrigé en |
|---|---|---|
| Intel(R) Processors | Versions non publiées |
Références
- www.intel.com www.intel.com
- security.netapp.com security.netapp.com
- DSA-4934 www.debian.org
- [debian-lts-announce] 20210726 [SECURITY] [DLA 2718-1] intel-microcode security update lists.debian.org
- cert-portal.siemens.com cert-portal.siemens.com
Chronologie
- Publiée
- Dernière modification
Autres CVE de Intel(R) Processors
Les 119 CVE de Intel(R) Processors →
CVE-2026-20917
Exposure of sensitive information caused by incorrect data forwarding during transient execution for some Intel(R)…
4.0
Moyenne
CVE-2025-35973
Improper handling of values for some Intel(R) Processors within Ring 0: Kernel, Hypervisor and Bare Metal OS may allow…
4.5
Moyenne
CVE-2026-20760
Improper handling of overlap between protected memory ranges in some microcode for some Intel(R) Processors within…
6.8
Moyenne
CVE-2026-20716
Improper access control for some Intel(R) Processors within Ring 3: User Applications may allow an escalation of…
7.2
Élevée