7.5
High
CVE-2023-31315 Improper validation in a model specific register (MSR) could allow a malicious program with ring0 access to modify SMM…
Description
Improper validation in a model specific register (MSR) could allow a malicious program with ring0 access to modify SMM configuration while SMI lock is enabled, potentially leading to arbitrary code execution.
Affected products and versions
| Product | Affected versions | Fixed in |
|---|---|---|
| 3rd Gen AMD EPYC™ Processors | Versions not published | |
| 1st Gen AMD EPYC™ Processors | Versions not published | |
| 2nd Gen AMD EPYC™ Processors | Versions not published | |
| 4th Gen AMD EPYC™ Processors | Versions not published | |
| AMD EPYC™ Embedded 3000 | Versions not published | |
| AMD EPYC™ Embedded 7002 | Versions not published | |
| AMD EPYC™ Embedded 7003 | Versions not published | |
| AMD EPYC™ Embedded 9003 | Versions not published | |
| AMD Ryzen™ Embedded R1000 | Versions not published |
Show the 59 other branches Hide the 59 other branches
References
- www.amd.com www.amd.com
Timeline
- Published
- Last modified
Other CVEs of 3rd Gen AMD EPYC™ Processors
The 25 CVEs of 3rd Gen AMD EPYC™ Processors →
CVE-2023-20577
A heap overflow in SMM module may allow an attacker with access to a second vulnerability that enables writing to SPI…
7.4
High
CVE-2024-21980
Improper restriction of write operations in SNP firmware could allow a malicious hypervisor to potentially overwrite a…
7.9
High
CVE-2024-21978
Improper input validation in SEV-SNP could allow a malicious hypervisor to read or overwrite guest memory potentially…
6.0
Medium
CVE-2023-31355
Improper restriction of write operations in SNP firmware could allow a malicious hypervisor to overwrite a guest's UMC…
6.0
Medium