Skip to content
fr Sign in
6.8 Medium

CVE-2026-20760 Improper handling of overlap between protected memory ranges in some microcode for some Intel(R) Processors within…

Description

Improper handling of overlap between protected memory ranges in some microcode for some Intel(R) Processors within Ring 0: Hypervisor may allow an escalation of privilege. Authorized adversary with a privileged user combined with a low complexity attack may enable escalation of privilege. This result may potentially occur via local access when attack requirements are not present without special internal knowledge and requires no user interaction. The potential vulnerability may impact the confidentiality (high), integrity (high) and availability (high) of the vulnerable system, resulting in subsequent system confidentiality (none), integrity (none) and availability (none) impacts.

Affected products and versions

Product Affected versions Fixed in
Intel(R) Processors Versions not published

References

Timeline

  1. Published
  2. Last modified

Other CVEs of Intel(R) Processors

The 119 CVEs of Intel(R) Processors →
CVE-2026-20917 Exposure of sensitive information caused by incorrect data forwarding during transient execution for some Intel(R)… 4.0 Medium CVE-2025-35973 Improper handling of values for some Intel(R) Processors within Ring 0: Kernel, Hypervisor and Bare Metal OS may allow… 4.5 Medium CVE-2026-20716 Improper access control for some Intel(R) Processors within Ring 3: User Applications may allow an escalation of… 7.2 High CVE-2025-35979 Exposure of sensitive information caused by shared microarchitectural predictor state that influences transient… 6.8 Medium
Track this CVE